Abstract. The control software of the CERN Compact Muon Solenoid experiment contains over 30,000 finite state machines. These state machines are organised hierarchically: commands are sent down the hierarchy and state changes are sent upwards. The sheer size of the system makes it virtually impossible to fully understand the details of its behaviour at the macro level. This is fuelled by unclarities that already exist at the micro level. We have solved the latter problem by formally describing the finite state machines in the mCRL2 process algebra. The translation has been implemented using the ASF+SDF meta-environment, and its correctness was assessed by means of simulations and visualisations of individual finite state machines and through formal verification of subsystems of the control software. Based on the formalised semantics of the finite state machines, we have developed dedicated tooling for checking properties that can be verified on finite state machines in isolation.
Introduction
(DCS). The control software of the CMS detector is implemented with the Siemens commercial Supervision, Control And Data Acquisition (SCADA) package PVSS-II and the CERN Joint Controls Project (JCOP) framework [9] . The architecture of the control software for all four big LHC experiments is based on the SMI++ framework [5, 6] . Under the SMI++ framework, the real world is viewed as a collection of objects behaving as finite state machines (FSMs). These FSMs are described using the State Manager Language (SML). A characteristic of the used architecture is the regularity and relatively low complexity of the individual FSMs and device drivers that together constitute the control software; the main source of complexity is in the cooperation of these FSMs. Cooperation is strictly hierarchical, consisting of several layers; see Figure 1 for a schematic overview. The FSMs are organised in a tree structure where every node has one parent and zero or more children, except for the top node, which has no parent. Nodes communicate by sending commands to their children and state updates to their parents, so commands are refined and propagated down the hierarchy and status updates are sent upwards. Hardware devices are typically found only at the bottom-most layer. The FSM system in the CMS experiment contains over 30,000 nodes. On average, each FSM contains 5 logical states. Based on our early experiments with some subsystems, we believe that 10 30,000 states is a very conservative estimate of the size of the state space for the full control system. The sheer size of the system significantly contributes to its complexity. Complicating factors in understanding the behaviour of the system are the diversity in the development philosophies in subgroups responsible for controlling their own subdetectors, and the huge amount of parameters to be monitored. In view of this complexity, it is currently impossible to trace the root cause of problems when unexpected behaviours manifest themselves. A single badly designed FSM may be sufficient to lead to a livelock, resulting in non-responsive hardware devices, potentially ruining expensive and difficult experiments. Considering the scientific importance of these experiments, this justifies the use of rigorous methods for understanding and analysing the system.
Our contributions are twofold. First, we have formalised SML by mapping its language constructs onto constructs in the process algebraic language mCRL2 [7] . Second, based on our understanding of the semantics of SML, we have identified properties that can be verified for FSMs in isolation, and for which we have developed dedicated verification tooling.
Using the ASF+SDF meta-environment [12] , we have developed a prototype translation implementing our mapping of SML to mCRL2. This allowed us to quickly assess the correctness of the translation through simulation and visualisation of FSMs in isolation, and by means of formal verification of small subsystems of the control software, using the mCRL2 toolset. The feedback obtained by the verification and simulation enabled us to further improve the transformation. The use of the ASF+SDF meta-environment allowed us to repeat this cycle in quick successions, and, at the same time, maintain a formal description of the translation. Although the ASF+SDF Meta Environment development was discontinued in 2010, we chose it over similar products as ATL because we were already familiar with it and because its syntax-driven, functional approach results in very clear translation rules.
Our dedicated verification tools allow the developers at CERN to quickly perform behavioural sanity checks on their design, and use the feedback of the tools to further improve on their designs in case of any problems. Results using these tools so far are favourable: with only a fraction of the total number of FSMs inspected so far, several problems have surfaced and have been fixed.
Outline We give a cursory overview of the core of the SML language in Section 2. The mCRL2 semantics of this core are then explained in Section 3, and we briefly elaborate on the methodology we used for obtaining this semantics. Our dedicated verification tools for SML, together with some of the results obtained so far, are described in further detail in Section 4. We summarise our findings and suggestions in Section 5.
The State Manager Language
The finite state machines used in the CMS experiment are described in the State Manager Language (SML) [5, 6] . We present the syntax and the suggested meaning of the core of the language using snapshots of a running example; we revisit this example in our formalisation in Section 3. Note that in reality, SML is larger than presented here, but the control system is made up largely of FSMs employing these core constructs only.
Listing 1 shows part of the definition of a class in SML. Conceptually, this is the same kind of class known from object-oriented programming: the class is defined once, but can be instantiated many times. An instantiation is referred to as a Finite State Machine. A class consists of one or more state clauses; Listing 1 only shows the state clause for the OFF state. Intuitively, a state clause describes how the FSM should behave when it is in a particular state. Every state clause consists of a list of when clauses and a list of action clauses, either of which may be empty.
A when clause has two parts: a guard which is a Boolean expression over the states of the children of the FSM and a referer which describes what should happen if the guard evaluates to true. The base form of a guard is P in state S, where S is the name of a state (or a set of state names) and P is a child pattern. A child pattern consists of two parts: the first part is either ANY or ALL and the second part is the name of a class or the literal FwCHILDREN. The intended meaning is straightforward: 
$ALL$FwCHILDREN in state ON
means "all children are in the ON state", and:
$ANY$RPC HV in state {RAMPING UP, RAMPING DOWN} evaluates to true if "some child of class RPC HV is either in state RAMPING UP or state RAMPING DOWN". A referer is either of the form move to S, indicating that the finite state machine changes its state to S, or of the form do A, indicating that the action with name A should be executed next. If the guards of more than one when clause evaluate to true, the topmost enabled referer is executed. Whenever the FSM moves to a new state, it executes the when clauses, starting from the top when clause, to see if it should stay in this state (all guards are false) or if it should go to another state (some guard is true). It is therefore possible that a single move to referer or statement (see below) triggers a series of state changes.
An action clause consists of a name and a list of statements. When an FSM receives a command while in a state S, it looks inside the state clause of state S for an action clause with the same name as the command and if such an action clause exists, it executes its statement list. If no such action exists, the command is ignored. For example, if the Chamber finite state machine from Listing 1 is in state OFF and it receives an ON command, it will execute the last action clause.
The most commonly used statement is do C P, which means that the command C is sent to all children which match the child pattern P. After a command is sent, the child is marked busy. When a child sends its new state back, this busy flag is removed. The do statement is non-blocking, i.e., it does not wait for the children to respond with their new state. The child pattern always starts with $ALL$ in this context. SML also provides if and move to statements, as we illustrated in Listing 2. The move to S statement immediately stops execution of the action clause and causes the FSM to move to the S state. The if G then S1 else S2 endif statement blocks as long as there is a child, referred to in G, that has a busy flag. If the guard G evalutates to true, then S1 is executed and otherwise S2 is executed. The else clause is optional.
A Formal Semantics for SML
We use the process algebra mCRL2 [7] to formalise the semantics of programs written in SML. The formal translation of SML into mCRL2 can be found in the appendices.
Our choice for mCRL2 is motivated largely by the expressive power of the language, its rich data language rooted in the theory of Abstract Data Types, its available tool support, and our understanding of the advantages and disadvantages of mCRL2. Before we address the translation of SML to mCRL2, we briefly describe the mCRL2 language.
A Brief Overview of mCRL2
The mCRL2 language consists of two distinct parts: a data language for describing the data transformations and data types, and a process language for specifying system behaviours. For a comprehensive language tutorial, we refer to http://mcrl2.org.
The data language, which is rooted in the theory of abstract data types, includes built-in definitions for many of the commonly used data types, such as Booleans, Integers, Natural numbers, etc., and allows users to specify their own data sorts. In addition, container sorts, such as lists, sets and bags are available.
The process specification language of mCRL2 consists of only a small number of basic operators and primitives. The language is inspired by process algebras such as ACP [1] , and has both an axiomatic and an operational semantics.
A set of (parameterised) actions are used to model atomic, observable events. Processes are constructed compositionally: the non-deterministic choice between processes p and q is denoted p+q; their sequential composition is denoted p.q, and their parallel composition is denoted p||q. In addition, there are facilities to enforce communication between different actions and abstracting from actions.
The main feature of the process language is that processes can depend on data. For instance, b->p<>q denotes a conditional choice between processes p and q: if b evaluates to true, it behaves as process p, and otherwise as process q. In a similar vein, sum d:D.p(d) describes a (possibly infinite) choice between processes p with different values for variable d.
From SML to mCRL2
We next present our formalisation of SML in mCRL2. Every SML class is converted to an mCRL2 process definition; the behaviour of an FSM is then described by the behaviour of a process instance. Each FSM maintains a state and a pointer to the code it is currently executing. In addition, an FSM is embedded in a global tree-like configuration that identifies its parent, and its children. In order to faithfully describe the behaviour of an FSM, we therefore equip each mCRL2 process definition for a class X with this information as follows:
proc X_CLASS(self: Id, parent: Id, s: State, chs: Children, phase: Phase, aArgs: ActPhaseArgs)
Parameter self represents a unique identifier for a process instance, and parent is the identifier of self's parent in the tree. Parameter s is used to keep track of the state of the FSM. The state information of self's children is stored in chs of sort Children, which is a list of sort Child, a structured sort: Children = List(Child); Child = struct child(id:Id, state:State, ptype:PType, busy:Bool);
The above structured sort Child can be thought of as a named tuple; id represents the unique identifier of a child, state is the state that this child sent to X in its last state-update message, ptype maintains the FSM class of this child, and busy is the flag that indicates that the child is still processing the last command X sent to it. This flag is set after sending a message to the child, and reset when it responds with its new state. Whenever X receives a state-update message from one of its children, the chs structure is updated accordingly. This structure is used to evaluate the when clauses and to determine to which processes commands have to be sent.
The phase parameter has value WhenPhase if the FSM is executing the when clauses and ActionPhase otherwise; Phase is a simple structured sort containing these two values. The phases will be explained in detail in the following section. Finally, aArgs is a structure that contains information we only need in the action phase. It is defined as follows: ActPhaseArgs = struct actArgs(cq: CommandQueue, nrf: IdList, pc: Int, rsc: Bool)
We forego a discussion of the nrf and rsc parameters, which are solely used during an intialisation phase. The command queue cq contains messages that are to be sent to an FSM's children. Specifically, when executing a do C P statement, we add a pair with the child's id and the command C to cq, for every child matching the child pattern P. The command queue is subsequently emptied by sending the messages stored in cq. Phases During the when phase, a process executes when clauses until it reaches a state in which none of the guards evaluate to true. It then moves to the action phase. In the action phase, a process can receive a command from its parent or a state-update message from one of its children. This process is illustrated in Figure 2 . After handling the command or message, it returns to the when phase.
Translating the when phase turns out to be rather straightforward: for each state a process term consisting of nested if-then-else statements is introduced, formalised by Modelling the action phase is more involved as we need to add some terms for initialisation and sending messages. We will focus on the translation of the action clauses and the code which handles state-update messages.
SML allows for an arbitrary number of statements and an arbitrary number of (nested) if-statements in every action clause. We uniquely identify the translation of every statement with an integer label. After executing a statement, the pc(aArgs) program counter is set to the label of the statement which should be executed next. There are two special cases here: -Label 0, the clause selector. When entering the action phase, the program counter is set to 0. Upon receiving a command, the clause selector sets the program counter to the label of the first statement of the action clause that should handle the command. -Label -1, end of action. After executing an action, the program counter is set to -1, signalling that the command queue must be emptied and the process must change to the when phase.
An example is given in Translation 2. The receive command action models the reception of a command that was sent by the FSM's parent. Such a command is ignored if no action clause handles it. In the example, observe that both after ignoring a command and after completing the execution of the STANDBY action handler, the program counter is set to -1. A process term not shown here then empties the command queue by issueing a sequence of send command actions, and subsequently returns to the when phase. Note that these send command actions and receive command actions are meant to synchronise, resulting in a comm command action. This is enforced at a higher level in the specification. 
Validating the Formalisation of SML
The challenge in formalising SML is in correctly interpreting its language constructs. We combined two strategies for assessing and improving the correctness of our semantics: informal discussions with the development team of the language and applying formal analysis techniques on sample FSMs taken from the control software.
The discussions with the SML development team were used to solidify our initial understanding of SML and its main constructs. Based on these discussions, we manually translated several FSMs into mCRL2, and validated the resulting processes manually using the available simulation and visualisation tools of mCRL2. This revealed a few minor issues with our understanding of the semantics of SML, alongside many issues that could be traced back to sloppiness in applying the translation from SML to mCRL2 manually.
In response to the latter problem, we eliminated the need for manually translating FSMs to mCRL2. To this end, we utilised the ASF+SDF meta-environment (see [12, 10] ) to rapidly prototype an automatic translator that, ultimately, came to implement the translation scheme we described in the previous section. The Syntax Definition Formalism (SDF) was used to describe the syntax of both SML and mCRL2, whereas the Algebraic Specification Formalism (ASF) was used to express the term rewrite rules that are needed to do the actual translation. Apart from the gains in speed and the consistency in applying the transformations that were brought about by the automation, the automation also served the purpose of formalising the semantics of SML.
The final details of our semantics were tested by analysing relatively well-understood subsystems of the control software in mCRL2. We briefly discuss our findings using a partly simplified subsystem, colloquially known as the Wheel, see Figure 3 . The Wheel subsystem is a component of the Resistive Plate Chamber (RPC) subdetector of the CMS experiment. It belongs to the barrel region of the RPC subdetector. Each Wheel subsystem contains 12 sectors, each sector is equipped with 4 muon stations which are made of Drift Tube chambers. We forego a detailed formal discussion of this subsystem (for details, we refer to [11] ), but only address our analysis of this subsystem using formal analyses techniques, and the impact this had on our understanding of the semantics and the transformation. It is important to keep in mind that the analysis was conducted primarily to assess the quality of our translation, the correctness of the subsystem being only secondary.
The mCRL2 specification of the Wheel subsystem was obtained by combining the mCRL2 processes obtained by running our prototype implementation on each involved FSM. Generating the state space of the Wheel subsystem takes roughly one minute using the symbolic state space generation tools offered by the LTSmin tools [4] . This toolset can be integrated in the mCRL2 toolset. For the discussed configuration, the state space is still of modest proportions, measuring slightly less than 5 million states and 24 million transitions. Varying the amount of children of class Sector causes a dramatic growth of the state space. Using 3 instead of 2 children of class Sector yields
Wheel subsystem
Fig. 3.
A schematic overview of our model of the Wheel subsystem, and its used FSMs. The identifiers of the processes representing the FSMs are given between parentheses; these were used in our analyses.
roughly 800 million states; using 4 children of class Sector, leads to 120 billion states, and requires half a day. Apart from repeating the simulations and visualisations, at this stage we also applied model checking to systematically probe the translation. Together with the development team of the Wheel subsystem, a few basic requirements were formalised in the firstorder modal µ-calculus [8] , see Table 1 . The first-order modal µ-calculus is the default requirement specification language in the mCRL2 toolset.
The studied subsystem was considered to satisfy all stated properties. While smoothing out details in the translation of SML to mCRL2, the deadlock-freedom property was violated every now and then, indicating issues with our interpretation of SML. These were mostly concerned with the semantics of the blocking and non-blocking constructs of SML, and the complex constructs used to model the message passing between FSMs and their children.
The absence of intermediate states in the when phase was violated only once in our verification efforts. A more detailed scrutiny of the run revealed a problem in our translation, which was subsequently fixed.
The third requirement, stating the inevitability of a state change by a child once such a state change has been commissioned, failed to hold. The violation is caused by the overriding of commands by subsequent commands that are issued immediately. Discussions with the development teams revealed that the violations are real, i.e., they are within the range of real behaviour, suggesting that our formalisation was adequate. The property was modified to ignore the spurious runs, resulting in the following property: The final requirement also failed to hold. The violation is similar spirited to the violation of the third requirement, and, again found to comply to reality. The weakened Neither visual inspection of the state space using 2D and 3D visualisation tools, nor simulation using the mCRL2 simulators revealed any further incongruences in our final formalisation of SML, sketched in the previous section.
Dedicated Tooling for Verification
Some desired properties, such as the absence of loops within the when phase, can be checked by analysing an FSM in isolation, using the transformation to mCRL2. However, the verifications using the modal µ-calculus currently require too much overhead to serve as a basis for lightweight tooling that can be integrated in the SML development environment.
In an attempt to improve on this situation, we explored the possibilities of using Bounded Model Checking (BMC) [3, 2] . The basic idea of BMC is to check for a counterexample in bounded runs. If no bugs are found using the current bound, then the bound is increased until either a bug is found, the problem becomes intractable, or some pre-determined upper bound is reached upon which the verification is complete.
The BMC problem can be efficiently reduced to a propositional satisfiability problem, and can therefore be solved by SAT methods. SAT procedures do not necessarily suffer from the space explosion problem, and a modern SAT solver can handle formulas with hundreds of thousands of variables or more, see e.g. [2] .
We have applied BMC techniques for the detection of move to loops and the detection of unreachable states and trap states. As an example of a move to loop, consider the excerpt of the ECALfw CoolingDee FSM class in Listing 3, which our tool found to contain issues. If an instance of ECALfw CoolingDee has one child in state ERROR and one in state NO CONNECTION, it will loop indefinitely between these two states. Once this happens, an entire subsystem may enter a livelock and become unresponsive. We first convert this problem into a graph problem as follows. Let F be an FSM and M be a Kripke structure. A state in M corresponds to the combined state of F and its children, e.g., if F is in state ON and has two children which are in state OFF, then the corresponding state in M is (ON, OFF, OFF). There is a transition between two states s 1 and s 2 in M if and only if s 1 can do a move to action to s 2 in F . Moreover, every state in M is an initial state. It thus suffices to inspect M instead of F , as stated by the following lemma:
Lemma 1. F contains a loop of move to actions if and only if M contains a loop.
We next translate the problem of detecting a loop in M into a SAT problem. First, we consider executions of length k; afterwards, we show that we can statically choose k such that we can find every loop.
Let the predicate in state be defined as follows: in state(s, p, i) holds if and only if the process with identifier p is in state s after i steps. We assign the identifier zero to the FSM under consideration and the numbers 1, 2, 3, . . . to its children. The resulting formula will have three components: the state constraints, the transition relation and the loop condition.
Using the state constraints, we ensure the FSM to always be in exactly one state. Moreover, the states of the children should not change during the execution of the when phase, per the semantics in the previous section. This is straigthforwardly expressed as a boolean formula on the in state predicate.
Next, we encode the transition relation: the relation between in state(s, 0, i) and in state(s ′ , 0, i + 1) for every i. In other words: the move to steps the parent process is allowed to take. This involves converting the when clauses for each state of the parent FSM, taking care the semantics as outlined in the previous section is reflected. The last ingredient is the loop condition: if in state(s, 0, 0) holds, then in state(s, 0, i) must hold for some i > 1, indicating that the parent returned to the state in which it started. The final SAT formula is obtained by taking the conjunction of the state constraints, the transition relation and the loop condition. It is not hard to see that if this formula is satisfiable, then there is a loop in M and hence in F . It is more difficult to show that if there is a loop, then the formula is satisfiable. Let n be the total number of states of the FSM and let n t be the total number of states of each child class t. We then have the following result: Theorem 1. All possible loops in F can be found by considering paths of length at most n in an FSM configuration F having n t children for each child class t.
Proof (sketch).
Since F only has n states, the longest possible loop also contains n states. Since every state in M is an initial state, every possible loop can by found by doing n steps from an initial state.
It remains to show that all loops can be found by considering a configuration with n t children for each child class t. This follows from the fact that SML guards are restricted to check for any or all children in a particular state.
⊓ ⊔
A second desirable behavioural property of an FSM is that all states should remain reachable during the execution of an FSM. While we can again easily encode this property into the modal µ-calculus, we use a more direct approach to detect violations of this property by constructing a graph that captures all potential state changes. For this, we determine whether there is a configuration of children such that F can execute a move to action from a state s to a state s ′ . Doing so for all pairs (s, s ′ ) of states of F yields a graph encoding all possible state changes of F .
Computing the strongly connected components (SCCs) of the thusly obtained graph gives sufficient information to pinpoint violations to the reachability property: the presence of more than a single SCC means that one cannot move back and forth these SCCs (by definition of an SCC), and, therefore, their states. Note that this is an underapproximation of all errors that can potentially exist, as the actual reachability dynamically depends on the configuration of the children of an FSM. Still, as the state change graph of the ESfw Endcap FSM class in Figure 4 illustrates, issues can be found in production FSMs: the OFF state can never be reached from any of the other states. Using the graphs generated by our tools, such issues are quickly explained and located.
Results The results using our dedicated tools for performing these behavioural sanity checks on isolated FSMs are very satisfactory: of the several hundreds of FSM classes contained in the control system, we so far analysed 40 FSM classes and found 6 to contain issues. In 4 of these, we found logical errors that could give rise to livelocks in the system due to the presence of loops in the when phase; an example thereof is given in Listing 3. Somewhat unexpectedly, all loops were found to involve two states. Note that the size of the average FSM class (in general more than 100 lines of SML code, and at least two children) means that even short loops such as the ones identified so far remain unnoticed and are hard to pinpoint. The remaining two FSM classes were found to violate the required reachability of states, see e.g. Figure 4 . The speed at which the errors can be found (generally requiring less than a second) means that the sanity checks could easily be incorporated in the design cycle of the FSMs.
Conclusion
We discussed and studied the State Machine Language (SML) that is currently used for programming the control software of the CMS experiment running at the Large Hadron Collider. To fully understand the language, we formalised it using the process algebraic language mCRL2. The quality of our formalisation was assessed using a combination of simulation and visualisation of the behaviour of FSMs in isolation and formally verifying small subsystems using model checking. To facilitate, among others, the assessment, the translation of SML to mCRL2 was implemented using the ASF+SDF meta-environment. Based on our understanding of the semantics of SML, we have built dedicated tools for performing sanity checks on isolated FSMs. Using these tools we found several issues in the control system. These tools have been well-received by the engineers at CERN, and are considered for inclusion in the development environment.
Our formalisation of SML opens up the possibility of verifying realistically large subsystems of the control system; clearly, it will be one of the most challenging verification problems currently available. In our analysis of the Wheel subsystem, we have only used a modest set of tools for manipulating the state space; symmetry reduction, partial order reduction, parallel exploration techniques, abstractions and abstract interpretation were not considered at this point. It remains to be investigated how such techniques fare on this problem. ASF+SDF translation. We also thank Frank Glege and Robert Gomez-Reino Garrido from the CERN CMS DAQ group for their support and advice, and Clara Gaspar for discussions on SML. Jaco van de Pol is thanked for his help with the LTSmin toolset. -> ProcExpr %% Sum was moved to the context-free priorities section. ("block" | "allow" | "hide") "(" MAIdSet "," ProcExpr ")" -> ProcExpr "rename" "(" RenExprSet "," ProcExpr ")" -> ProcExpr "comm" "(" CommExprSet "," ProcExpr ")" -> ProcExpr 185 "(" ProcExpr ")"
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